CY7C1562XV18 Datasheet - Cypress Semiconductor

CY7C1562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture

CY7C1562XV18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 450 MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz

Datasheet Details

CY7C1562XV18

Cypress Semiconductor

1.20 MB

72-mbit qdr ii+ xtreme sram two-word burst architecture.

📁 Related Datasheet

CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1564XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1565KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1565XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1568KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C150 1Kx4 Static RAM (Cypress Semiconductor)

CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1562XV18 Distributor