CY7C1568KV18 Datasheet - Cypress Semiconductor

CY7C1568KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture

CY7C1568KV18 Features

* 72-Mbit density (4M × 18, 2M × 36)

* 550 MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz

* Available in 2.5 clock cycle latency

* Two input clocks (K and K) for pr

Datasheet Details

CY7C1568KV18

Cypress Semiconductor

623.41 KB

72-mbit ddr ii+ sram two-word burst architecture.

📁 Related Datasheet

CY7C1562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1564XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1565KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1565XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C150 1Kx4 Static RAM (Cypress Semiconductor)

CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1568KV18 Distributor