* Separate Independent Read and Write Data Ports
* Supports concurrent transactions
* 633 MHz Clock for High Bandwidth
* Four-word Burst for Reducing Address Bus Frequency
* Double Data Rate (DDR) Interfaces on both Read and Write Ports (data transferred at 1266 MHz) at 633 MHz
CY7C1565XV18 Datasheet (1.63 MB)
CY7C1565XV18
Cypress Semiconductor
1.63 MB
72-mbit qdr ii+ xtreme sram four-word burst architecture.
CY7C1563XV18/CY7C1565XV18 72-Mbit QDR® II+ Xtreme SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) 72-Mbit QDR® II+ Xtreme SRAM Four-Word B.
📁 Related Datasheet
CY7C1565KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C1562XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C1563XV18 72-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)
CY7C1564XV18 72-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C1568KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)
CY7C150 1Kx4 Static RAM (Cypress Semiconductor)
CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1510V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)
CY7C1511AV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)
TAGS
Image Gallery
