Datasheet4U Logo Datasheet4U.com

ZL30415 Datasheet - Zarlink Semiconductor

ZL30415 - SONET/SDH Clock Multiplier PLL

The ZL30415 is an analog phase-locked loop (APLL) designed to provide jitter attenuation and rate conversion for SDH (Synchronous Digital Hierarchy) and SONET (Synchronous Optical Network) networking equipment.

The ZL30415 generates low jitter output clocks that meet the jitter requirements of Telco

ZL30415 Features

* Meets jitter requirements of Telcordia GR-253CORE for OC-12, OC-3, and OC-1 rates Meets jitter requirements of ITU-T G.813 for STM4, and STM-1 rates Provides one differential LVPECL output clock selectable to 19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, or 622.08 MHz Pr

ZL30415_ZarlinkSemiconductor.pdf

Preview of ZL30415 PDF
ZL30415 Datasheet Preview Page 2 ZL30415 Datasheet Preview Page 3

Datasheet Details

Part number:

ZL30415

Manufacturer:

Zarlink Semiconductor

File Size:

374.37 KB

Description:

Sonet/sdh clock multiplier pll.

📁 Related Datasheet

📌 All Tags