74LS73 (Fairchild Semiconductor)
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
August 1986 Revised March 2000
DM74LS73A Dua
(197 views)
SN74LS107A (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output
(133 views)
74LS73 (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are
(95 views)
74LS73A (Fairchild Semiconductor)
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
August 1986 Revised March 2000
DM74LS73A Dua
(66 views)
74LS112 (Hitachi Semiconductor)
Dual J-K Negative-edge-triggered Flip-Flops
19.20 20.00 Max 16 9 7.40 Max 6.30
Unit: mm
1 1.3
1.11 Max
8
0.51 Min
2.54 Min 5.06 Max
7.62
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
Hit
(44 views)
74S112 (Fairchild Semiconductor)
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised April 2000
DM74S1
(41 views)
DM74S112 (Fairchild Semiconductor)
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised April 2000
DM74S1
(35 views)
74LS121 (National)
monostable multivibrator featuring both positive and negative edge triggering
54121 DM54121 DM74121 One-Shot with Clear and Complementary Outputs
June 1989
54121 DM54121 DM74121 One-Shot with Clear and Complementary Outputs
Ge
(34 views)
CD54AC112 (Texas Instruments)
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
CD54AC112, CD74AC112
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SCHS325 – JANUARY 2003
D AC Types Feature 1.5-V to 5.5-V Opera
(32 views)
SN74LS73A (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so
(30 views)
MC74F112 (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
MC74F112 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The MC74F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. S
(30 views)
SN74LS113A (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are desi
(29 views)
DM74LS112A (Fairchild Semiconductor)
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000
DM74
(28 views)
SN54LS107A (Motorola Inc)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse
(28 views)
KS74AHCT112 (Samsung)
Dual J-K Negative-Edge-Triggered Flip-Flops
w
w
a D . w
S a t
e e h
U 4 t
m o .c
w
w
.D w
t a
S a
e h
U 4 t e
.c
m o
w
w
w
.D
a
S a t
e e h
U 4 t
m o .c
(27 views)
74HC112 (Texas Instruments)
Dual J-K Negative-Edge-Triggered Flip-Flops
SN54HC112, SN74HC112
SCLS099H – DECEMBER 1982 – REVISED JUNE 2022
SNx4HC112 Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset
1 Featu
(27 views)
HD74ACT112 (Hitachi Semiconductor)
Dual JK Negative Edge-Triggered Flip-Flop
HD74AC112/HD74ACT112
Dual JK Negative Edge-Triggered Flip-Flop
Description
The HD74AC112/HD74ACT112 features individual J, K, Clock and asynchronous
(26 views)
HD74LS107A (Hitachi Semiconductor)
Dual J-K Negative-edge-triggered Flip-Flops
Unit: mm
19.20 20.32 Max 14 8 6.30 7.40 Max 1
2.39 Max
1.30
7 7.62
0.51 Min
2.54 Min 5.06 Max
2.54 ± 0.25
0.48 ± 0.10
0.25 – 0.05 0° – 15°
+ 0
(26 views)
IN74HC112A (IK Semiconductor)
Dual J-K Negative-Edge-Triggered Flip-Flop
TECHNICAL DATA
IN74HC112A
Dual J-K Flip-Flop with Set and Reset
High-Performance Silicon-Gate CMOS
The IN74HC112A is identical in pinout to the LS/A
(26 views)
DM74LS112A (National Semiconductor)
NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS
www.datasheet4u.com
www.datasheet4u.com
www.datasheet4u.com
(26 views)