CY7C1625KV18 Datasheet - Cypress Semiconductor

CY7C1625KV18 - 144-Mbit QDR II SRAM Two-Word Burst Architecture

CY7C1625KV18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 360-MHz clock for high bandwidth

* Two-word burst on all accesses

* Double data rate (DDR) interfaces on both read and write ports (data transferred at 720 MHz) at 360 MHz

* Two input clocks

Datasheet Details

CY7C1625KV18

Cypress Semiconductor

593.44 KB

144-mbit qdr ii sram two-word burst architecture.

CY7C1625KV18 Distributor

📁 Related Datasheet

📌 All Tags